REGULAR ORIGINAL FILING

Application Based on

Docket **85450PCW**Inventors: James P. Lavine
Customer No. 01333

PROCESS FOR MAKING A CMOS IMAGE SENSOR

Commissioner for Patents,
ATTN: MAIL STOP PATENT APPLICATION
P.O. Box 1450
Alexandria, VA. 22313-1450

Express Mail Label No.: EV293510565US

Date:∠

PROCESS FOR MAKING A CMOS IMAGE SENSOR

FIELD OF THE INVENTION

The invention relates to the field of image sensors and, more particularly, to making an image sensor in a wafer that has the structure of a semi-conductor layer over a dielectric layer that is over a semi-conducting substrate. More specifically, the invention relates to making an image sensor with the photosensitive region in the semi-conducting substrate and most of the signal transport and processing circuits in the semi-conducting layer.

10

15

20

25

30

5

BACKGROUND OF THE INVENTION

CMOS technology continues to have a trend of finer dimensions with shallower active device volumes. When CMOS technology is used to fabricate an image sensor, then a tradeoff conflict arises as a shrinking active device volume means the quantum efficiency is severely reduced, i.e., the optical sensitivity of an image sensor drops. This trend is most clearly seen when CMOS utilizes silicon on insulator (SOI) wafers with the top silicon layer of the order of 1.0 µm or less in thickness.

Several methods have been described to achieve better quantum efficiency in a CMOS image sensor. U.S. Patent No. 6,429,036 teaches the use of backside illumination in conjunction with a thinned silicon CMOS image sensor. However, thinning is a difficult operation that has the possibility of a low success rate. U.S. Patent Nos. 6,501,065; 6,344,368; and 6,344,669 teach the use of an amorphous silicon layer atop the CMOS circuits for the photosensitive element.

Amorphous silicon is a challenging material from which to extract photogenerated carriers, since amorphous silicon generally has a high density of trapping sites for the carriers. Suzuki et al. in U.S. Patent application no. 2003/0025160 teach how to combine backside illumination with CMOS circuits in a silicon layer. However, the fabrication requires many instances of non-standard process steps.

The present invention circumvents the difficulties mentioned above and achieves better quantum efficiency with standard CMOS process steps.

•

SUMMARY OF THE INVENTION

The present invention is directed to overcoming this reduced

quantum efficiency when SOI wafers are utilized to fabricate image sensors.

Briefly summarized, according to one aspect of the present invention, the invention resides in an image sensor having a semi-conducting substrate having a photo-sensitive region and doping for forming a path to a charge-to-voltage mechanism; a dielectric spanning the substrate; and a semi-conducting layer, which is less than approximately 1 micrometer, spanning the dielectric which contains electrodes and circuit elements that control flow of charge.

These and other aspects, objects, features and advantages of the present invention will be more clearly understood and appreciated from a review of the following detailed description of the preferred embodiments and appended claims, and by reference to the accompanying drawings.

15

Advantageous Effect Of The Invention

The present invention has the following advantages. Sufficient semi-conducting volume is retained for the image sensor built in SOI to have a quantum efficiency comparable to that of image sensors built in standard semi-conductor wafers. The semi-conducting layer over the photosensitive region may be replaced by a dielectric layer or dielectric layers that permit increased quantum efficiency by the reduction of absorptive or reflective losses in the layers over the photosensitive region.

25

30

20

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a view in cross section of the image sensor of the present invention;

Fig. 2 is a top view of Fig. 1; and

Fig. 3 is a side view of a camera for implementing a commercial embodiment of the image sensor of the present invention.

DETAILED DESCRIPTION OF THE INVENTION

Referring to Figs. 1 and 2, there is shown a CMOS image sensor 1 of the present invention. Although a CMOS image sensor is shown as a preferred embodiment, the present invention applies to any suitable image sensor such as a charge coupled device (CCD). The present invention is also preferably implemented on a silicon on insulator wafer which consists of a layer of silicon overlayer 23 on a layer of silicon dioxide 22 which rests on a thick silicon substrate 2. The thick silicon substrate 2 includes two doping regions comprising a first 20 and second layer 21. The second layer region 21 is preferable an epitaxial region. A dielectric layer 22 spans and covers the epitaxial region 21. The silicon overlayer 23 covers and spans the dielectric layer 22. The silicon overlayer 23 is preferably made of a single crystal and is preferably less than 1 micrometer in thickness.

5

10

15

20

25

30

A pinned photodiode 10 having a p+ layer 27 and an n layer 28 is disposed in the epitaxial layer 21. The pinned photodiode 10 collects charge generated by incident light. A transfer gate 11 is disposed in the silicon overlayer 23 for transferring charge from the pinned photodiode 10 via the transfer channel 12. A charge-to-voltage mechanism 13, preferably a floating diffusion, is disposed in the epitaxial layer 21 for receiving the charge from the pinned photodiode 10 and converting the charge to a voltage. The contact 25 for the floating diffusion 13 extends from the silicon overlayer 23 into the floating diffusion 13. The voltage is applied to the gate of a source follower 60 which in turn is connected to a row select transistor 61 for permitting the voltage signal to be read out. Isolation regions are represented by 16 for providing isolation between pixels.

A reset transistor 29 generally includes transistor elements typically comprising source 13, gate 14, drain 15, channel 24 and contacts 25 and 26 for permitting the resetting of the floating diffusion. The gate 31 of the source follower 60 is connected to the floating diffusion 13 through the contact 25. The output of the source follower 60 goes to the input of the row select transistor 61. The source follower 60 includes well-known components such as a source 30, gate 31, drain 32 and contacts 40 and 41. The row select transistor 61 includes

well known components such as source 33, gate 34, drain 35 and contacts 42 and 43. It is instructive to note that the source follower and row select transistor are disposed in the silicon overlayer.

Referring to Fig. 3, there is shown a camera 70 having the image sensor 1 for illustrating a commercial embodiment to which an ordinary consumer is accustomed.

5

10

15

The invention has been described with reference to a preferred embodiment. However, it will be appreciated that variations and modifications can be effected by a person of ordinary skill in the art without departing from the scope of the invention. For example, it is noted that the pinned photodiode 10 is disposed in the epitaxial layer 21 and a portion of the associative read out circuitry is disposed in the silicon over layer 23 for permitting higher quantum efficiency in the photodiode 10. Also, the present invention describes a four transistor embodiment with pinned photodiode 10, but it is evident that the same method can be used to provide a pixel with a different number of transistors and/or a different type of photo-sensitive elements

PARTS LIST

1	image sensor
2	thick silicon substrate
10	pinned photodiode
11	transfer gate
12	transfer gate channel
13	charge-to-voltage mechanism/floating diffusion
14	reset gate
15	drain of reset transistor
16	isolation regions
20	first layer
21	second (epitaxial) layer
22	silicon dioxide/dielectric layer
23	silicon overlayer
24	channel of reset transistor
25	contact
26	contact
27	p+ layer
28	n layer
29	reset transistor
30	source
31	gate
32	drain
33	source
34	gate
35	drain
40	contact
41	contact
42	contact
43	contact
60	source follower transistor
61	row select transistor
70	camera